Recomienda este artículo a tus amigos:
Switch-Level Timing Simulation of MOS VLSI Circuits - The Springer International Series in Engineering and Computer Science Vasant B. Rao Softcover reprint of the original 1st ed. 1989 edition
Switch-Level Timing Simulation of MOS VLSI Circuits - The Springer International Series in Engineering and Computer Science
Vasant B. Rao
Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Today a wide range of tools exist for analYSiS, deSign, and verification, and expert systems and synthesis tools are rapidly emerging.
210 pages, biography
| Medios de comunicación | Libros Paperback Book (Libro con tapa blanda y lomo encolado) |
| Publicado | 5 de octubre de 2011 |
| ISBN13 | 9781461289630 |
| Editores | Springer-Verlag New York Inc. |
| Páginas | 210 |
| Dimensiones | 155 × 235 × 12 mm · 317 g |
| Lengua | Inglés |