Recomienda este artículo a tus amigos:
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies Zheng Wang Softcover reprint of the original 1st ed. 2018 edition
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies
Zheng Wang
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors.
197 pages, 80 Tables, color; 72 Illustrations, color; 32 Illustrations, black and white; XX, 197 p.
| Medios de comunicación | Libros Paperback Book (Libro con tapa blanda y lomo encolado) |
| Publicado | 12 de mayo de 2018 |
| ISBN13 | 9789811093210 |
| Editores | Springer Verlag, Singapore |
| Páginas | 197 |
| Dimensiones | 150 × 220 × 10 mm · 312 g |