Design Methodology for Highly Reliable Digital Asic Designs: Applied to Network-centric System Middleware Switch Processor - Vladimir Petrovic - Libros - LAP LAMBERT Academic Publishing - 9783659534157 - 29 de octubre de 2014
En caso de que portada y título no coincidan, el título será el correcto

Design Methodology for Highly Reliable Digital Asic Designs: Applied to Network-centric System Middleware Switch Processor

Precio
$ 65,49
sin IVA

Pedido desde almacén remoto

Entrega prevista 26 de jun. - 9 de jul.
Añadir a tu lista de deseos de iMusic

In spite of the huge research efforts and respectable scientific achievements, there are still challenges regarding the use of commercial ASIC technologies in space and safety-critical applications. The most important challenges are: 1. Radiation-hardened technologies are expensive (qualification and quality requirements are severe) and commercially not attractive (small volume production). 2. There is no standard integrated framework of circuit design techniques that provides simultaneous SEU, SET, and SEL fault-tolerance. 3. There is no standard design automation flow for fault-tolerant digital ASICs and SOCs. This book presents a design methodology for fault-tolerant ASIC that is based on redundant circuits with latchup protection and additional implementation steps during logic synthesis and layout generation. The proposed design approach provides the ASICs immune to the upsets, transients, and latchup faults by combining and integrating different fault-tolerant techniques in a carefully designed procedure.

Medios de comunicación Libros     Paperback Book   (Libro con tapa blanda y lomo encolado)
Publicado 29 de octubre de 2014
ISBN13 9783659534157
Editores LAP LAMBERT Academic Publishing
Páginas 252
Dimensiones 14 × 150 × 220 mm   ·   393 g
Lengua Alemán  

Mas por Vladimir Petrovic

Mostrar todo