Recomienda este artículo a tus amigos:
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling Ayan Mandal 2014 edition
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling
Ayan Mandal
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
160 pages, 85 black & white illustrations, 10 colour illustrations, 21 black & white tables, biograp
| Medios de comunicación | Libros Hardcover Book (Libro con lomo y cubierta duros) |
| Publicado | 14 de noviembre de 2013 |
| ISBN13 | 9781461494041 |
| Editores | Springer-Verlag New York Inc. |
| Páginas | 143 |
| Dimensiones | 155 × 235 × 15 mm · 340 g |
| Lengua | Inglés |