Recomienda este artículo a tus amigos:
Low Power Interconnect Design Sandeep Saini 2012 edition
Low Power Interconnect Design
Sandeep Saini
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system.
200 pages, 75 black & white illustrations
| Medios de comunicación | Libros Hardcover Book (Libro con lomo y cubierta duros) |
| Publicado | 15 de junio de 2015 |
| ISBN13 | 9781461413226 |
| Editores | Springer-Verlag New York Inc. |
| Páginas | 152 |
| Dimensiones | 163 × 246 × 14 mm · 417 g |
| Lengua | Inglés |