Recomienda este artículo a tus amigos:
VHDL for Simulation, Synthesis and Formal Proofs of Hardware - The Springer International Series in Engineering and Computer Science J Mermet 1992 edition
VHDL for Simulation, Synthesis and Formal Proofs of Hardware - The Springer International Series in Engineering and Computer Science
J Mermet
Presents recent research on four key issues related to the use of VHDL as a standard for hardware description: simulation of circuits using VHDL; the combination of synthesis and VHDL in designing circuits; the formal verification of VHDL designs; and modelling issues and system level design.
307 pages, biography
| Medios de comunicación | Libros Hardcover Book (Libro con lomo y cubierta duros) |
| Publicado | 31 de mayo de 1992 |
| ISBN13 | 9780792392538 |
| Editores | Springer |
| Páginas | 307 |
| Dimensiones | 155 × 235 × 19 mm · 625 g |
| Editor | Mermet, Jean |